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[571 ABSTRACT 
The invention is a method for growing homoepitaxial 
films of S i c  on low-tilt-angle vicinal (oOO1) S i c  wafers. 
The invention proposes and teaches a new theoretical 
model for the homoepitaxial growth of S i c  films on 
(0001) S i c  substrates. The inventive method consists of 
(1) preparing the growth surface of S i c  wafers slightly 
off-axis (from less than 0.1” to 6”) from the ( W l )  plane, 
(2) subjecting the growth surface to a suitable etch, and 
then (3) growing the homoepitaxial film using conven- 
tional S i c  growth techniques. 
113, NO. 7, Jul., 1966, pp. 728-731. 
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3,275,415 9/1966 Chang et al. .......................... 23/208 18 Claims, 2 Drawing Sheets 
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PROCESS FOR THE HOMOEPITAXIAL GROWTH 
OF SINGLE-CRYSTAL SILICON CARBIDE FILMS 
ON SILICON CARBIDE WAFERS 
ORIGIN OF THE INVENTION 
This invention was made by an employee of the 
United States Government and may be made or used by 
the Government of the United States without a pay- 
ment of royalties thereon or therefore. 
is approximately parallel to the basal plane, is termi- 
nated with either Si atoms (the surface called the Si 
face) or terminated with C atoms (the surface called the 
C face). The term "vicinal (OOO1) wafer" shall refer to 
5 Sic  wafers whose polished surface is misoriented less 
than 6" from the basal plane. The term "homoepitaxial" 
shall refer to epitaxial growth whereby the film and the 
substrate (wafer) are of the Same POlYtYPe, and the term 
"heteroepitaxial" shall refer to growth whereby the 
Since melt-growth techniques cannot be applied to 
Sic, vapor growth processes have been developed. An 
This invention relates to the homoepitaxial growth of early S i c  vapor-growth process, the Lely process (J. A. 
single-crystal semiconductor-device-quality films of Lely, Ber. Dt. Keram. Ges. 32, 229 (1955)), was based 
S ic  on S ic  wafers. More specifically, it relates to a new l5 on the sublimation of polycrystalline S i c  within a 
process for growing, by chemical vapor deposition growth cavity and did produce rather pure crystals of 
(CVD), a single-crystal low-defect-density film of 6H- various polytypes. Unfortunately, the crystals were too 
s i c  on a low-tilt-angle (less than 1") vicinal (OOO1) 6H- small, irregular in shape, and thus not suitable for com- 
s i c  wafer at relatively low temperatures (approxi- mercial development. More recently, a high tempera- 
rnately 1450" C.). 2o ture sublimation process has been developed that does 
BACKGROUND OF THE INVENTION produce large single-crystal boules of 6H. Furthermore, 
polished wafers, more than 25 mm in diameter, can be 
Silicon carbide possesses properties that should make produced from these boules. Commercial 6H-SiC de- 
it a superior semiconductor for applications that involve vices are now being produced with these wafers. 
high temperature, high power, high radiation and/or 25 order to fabricate semiconductor devices, it is 
10 film is of a different polytype than the substrate. 
OF THE INVENTION 
high frequency (See A m o ~ h o u s  and Crystalline Sih2on 
'Orbide and Amorphous and Cvsta'line 'Orbide necessary to be able to grow high-quality, low-defect- density, single-crystal films on single-crystal wafers. A 14. In addition, a variety of optical devices (e& light- of processes have been developed to produce 
emitting diodes, LEDs) can be fabricated from sic and homoepitaxial S i c  films at relatively high temperatures 
operated at high temperature. The properties that allow 30 (above 1600" c,), It is well that single-crystal this superior performance are its large bandgap, excel- homoepitaxial 6H films can be grown in the lower tem- lent physical stability, high thermal conductivity, high 
electric breakdown field, and high saturated electron perature range l4O0" to 15500 c' by vapor 
drift velocity. Semiconductor devices fabricated frorn 
Sic  are capable of operating at temperatures above 600" 35 is greater than about 1.5". Typically 3" to 40 is 
c., which is well above the capability of current used. Large tilt angles can cause problems. Since a-Sic  
mercial semiconductors. Also, based on theoretical has anisotropic properties, CVD grown On lIiCi- 
considerations, s i c  microwave devices should be far nal (OOO1) substrates with non-zero tilt angles, will have 
superior to currently available devices. The potential anisotropic properties parallel to the growth surface. 
market for S i c  devices is very large and could exceed 40 The larger the tilt angle, the larger will be the anisot- 
billions of dollars annually. ropy. This could result in unwanted behavior in devices 
The chief obstacle to the commercialization of sic fabricated with the CVD films. From this viewpoint, 
has been the lack of control over its crystal growth. small tilt angles are desirable. 
Several properties of s i c  contribute to this lack of con- If the tilt angle of a vicinal (OOO1) 6H-Sic substrates is 
trol. First, it does not melt at reasonable pressures; it 45 less than about I", a 3 c  heteroepitaxial film will be 
sublimes at temperatures above 1800" C. Second, it Produced on the 6H wafer if Prior art Processes are 
grows in many different crystal structures, called poly- wed. However, the 3 c  film grown in this way generally 
types. The following defines some of the nomenclature has a high density of defects, including a defect known 
used in this document. The S i c  polytypes are formed by as double Positioning boundaries (DPBs). This DPB 
the stacking of double layers of Si and C atoms. Each 50 defect can arise because of the change in stacking se- 
double layer may be situated in one of three positions, quence ofthe 6H wafer (i.e. ABCACB. . .) to that ofthe 
designated as A, B, and C. The sequence of stacking 3C (ABC. . . Or ACB. . .) film at the interface between 
determines the particular polytype and the stacking the two polytypes. The difference between the two 3C 
direction is called the crystal c-axis. There is one cubic sequences is a 60" rotation about the <111> axis. If 
plytype, with the zincblende structure and known as 55 both of these sequences nucleate on the 6H substrate, 
3C or p Sic. It has a three-layer repeat sequence ABC DPBs will form at the boundary between domains dif- 
. . . , and so forth. All of the other polytypes are known fering by the 60". 
as a-Sic and have either a hexagonal or rhombohedral A theoretical crystal growth model, proposed by 
structure. The hexagonal 6H-Sic polytype has the six Matsunami and which has been used to explain the 
layer repeat sequence ABCACB . . . , and so forth. For 60 formation of the 3C and 6H polytypes on vicinal (OOO1) 
the a-Sic polytypes, the (OOo1) plane is known as the 6H substrates, is based on the density of atomic-scale 
basal plane, and this plane is perpendicular to the c-axis. steps on the growth surface. According to this model, 
The (111) plane of 3C-Sic is equivalent to the basal 6H grows on 6H when the tilt angle is greater than 
plane of the a-Sic  polytypes. In the discussions of this about 1.5" because terraces between steps are small and 
document, "basal plane" shall refer to either the (0001) 65 arriving molecules containing Si and C are able to mi- 
plane for a-Sic, or the (111) plane of 3C-Sic. Also, grate to steps where growth occurs. This growth is a 
"3C" shall be used for 3C-SiC, and "6H" shall be used lateral growth of the steps and reproduces the 6H sub- 
for 6H-Sic. It is well known that a S i c  surface, which strate. For small tilt angles, say less than I", the terraces 
deposition (CVD) On (OOol) 6H wafers if the 
4 
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are larger and all molecules are not able to migrate to step consists of growing a S i c  film by any suitable 
steps; instead, nucleation of 3C takes place on the ter- means; because sites for heterogeneous nucleation have 
races. Hence, for small tilt angles, 3C grows on 6H been eliminated, only homogeneolls growth will take 
substrates. Thus, for the case of growth on low-tilt- place at the atomic-scale steps on the surface. The 
angle (less than I") polished 6H wafers, prior art teaches 5 homoepitaxial film can be grown to the desired thick- 
that a 3C film is inevitable. ness. Conventional S i c  processes can be used to fabri- 
In the CVD growth of epitaxial S i c  films on vicinal cate desired S i c  device structures within the epitaxial 
(OOO1) a-Sic wafers, a variety of pregrowth process film. 
have been used to prepare the polished surface for In view ofthe foregoing, it is an object of the present 
growth. The intent of these processes is to remove con- 10 invention to provide an improved method for the 
LWh3tiOn and near-SUrfaCe defects (from cutting and homoepi&al growth of low-defect-density single- 
polishing the wafer) that contribute to poor quality crystal S i c  films on vicinal (OOO1) a-Sic  (or vicinal 
films. Processes used to eliminate near-surface defects (111) 3c-sic) wafers with non-zero tilt angles. 
include molten-salt etching, oxidation followed by re- It is another object of the present invention to pro- 
moval of the oxide with hydrofluoric acid, reactive ion 15 vide a new method for the homoepitaxial growth of 
growth system) include high temperature etching in H2 
or HCl/H2 mixtures. All prior art use of these processes 
the heteroepitaxial growth of 3C on vicinal (OOO1) 6H if on the tilt angle was less than I". In one case, Powell et al. The foregoing and other objects, advantages and wed an HC1 etch consisting Of min at 12000 c' In features of the invention, and the manner in which same 
are accomplished, will become more readily apparent another case, Matsunami et al. used an HCl etch consist- ing of 10 min at 1500" C. In both of these cases, 3C films 25 upon the following summary and detailed description of 
were produced on vicinal (OOO1) 6H with tilt angles of the invention. less than 1". It must be emphasized at this point that 
prior-art teaches that pregrowth surface treatments of 
substrates used in CVD processes, can be effective in 
reducing defects in the resulting film. Prior art has not 30 
taught that surface treatments can be a significant factor 
in controlling the polytype of CVD-grown S i c  films. 
SUMMARY OF THE INVENTION 
etching, etc. prior to loading wafers the CVD 
growth system. In situ Processes (within the CVD 
low-defect-density single-crystal S i c  films on low-tilt- 
angle (non-zero, but less than 1") vicinal (0001) a-SiC 
(or vicinal (111) 3c-~ic) wafers. 
It is another object of the invention to a 
in CVD at temperatures less than 16000 c. has produced 2o method of growing low-defect single-crystal 6H films 
vicinal (oool) 6H wafers, 
DESCRIPTION OF T H E  DRAWINGS 
FIG. 1 is a schematic drawing of reaction chamber 
FIG. 2n is a cross-sectional schematic drawing illus- 
trating atomic-scale growth steps on a wafer surface 
utilized in the process of the invention. 
FIG. 26 is a cross-sectional schematic drawing illus- 
in the process Of the invention. 
The present invention proposes and teaches a new 35 
theoretical model for the growth of S i c  on low-tilt- trating the growth of a s i c  film on the wafer shown in 
angle vicinal (0001) S i c  substrates. Basically, the model 
teaches that at the temperatures normally used in the DETAILED DESCRIPTION OF A PREFERRED 
EMBODIMENT growth of S i c  films (greater than about 1300" C.), the 
step density (and hence, the tilt angle) is not a major 40 
factor in the heterogeneous nucleation of a polytype The process of the invention can be carried out with 
different from the substrate. Instead, arriving molecules a conventional chemical (CVD) SF- 
containing Si and c do migrate easily to steps on the tem similar to that used in silicon semiconductor tech- 
surface where lateral growth of the steps takes place. nology and familiar to those skilled in the art of semi- 
This is homoepitaxial growth since the film and wafer 45 conductor device fabrication. Process gases commonly 
are of the same polytype. Heterogeneous nucleation used in conventional silicon CVD technology are H2 
(i.e., a different polytype is nucleated) can take place at (used as a carrier gas), s i b  (used as a Source of silicon), 
sites where there is contamination, or defects, or some HCI (used for cleaning and etching the wafer surface), 
other form of surface disturbance. These sites can be and various gases used for doping the resulting epitaxial 
either intentional or non-intentional. 50 film. For the preferred embodiment, the process of the 
In summary, the inventive method is comprised of invention uses H2, SiH4, and HCI. In addition, the pro- 
three essential steps. The first step consists of cutting cess of the invention uses C3H8 as a Source of carbon, 
and polishing a S i c  wafer such that the polished surface nitrogen as an n - w e  dopant, and trimethylaluminum 
of the wafer is slightly misoriented (from near 0" to (TMA) as a p-type dopant. Any CVD system that can 
about 6") from the S i c  basal plane. The second step 55 deliver these gases to a suitable reaction chamber at the 
consists of subjecting the polished surface of the S i c  proper flowrates under high purity conditions can be 
wafer to a suitable pregrowth etch (e.g. a suitable high used for the inventive process. 
temperature etch in an HClM2 mixture) that will re- Referring now to FIG. 1, there is shown a schematic, 
move all contamination, defects, or surface disturb- partial view of a suitable reaction chamber 1 for carry- 
ances, that could act as sites for heterogeneous nucle- 60 ing out the process of the invention. Chamber 1 is com- 
ation of a different Sic polytype. At the same time, this prised of a double-walled quartz tube such that the inner 
pregrowth etch should not alter the wafer surface in a quartz tube can be water-cooled. Silicon carbide sub- 
manner that would impede subsequent lateral growth strates 2 are supported by a Sic-coated graphite sus- 
from atomic steps on the wafer surface. It must be em- ceptor 3 which in turn is supported by quartz support 4. 
phasized that the primary intent of the pregrowth etch 65 To produce the desired temperature at the S i c  sub- 
is to cause homoepitaxial growth rather than hetero- strates, a radio frequency (RF) induction coil 5 is dis- 
epitaxial growth. A secondary intent is to improve the posed around chamber 1. The R F  field produced by coil 
quality of the homoepitaxially grown film. The third 5 heats the susceptor to the desired temperature. 
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The inventive method comprises a sequence of steps. atomic steps 11 in a direction parallel to the basal plane 
As an example of a preferred embodiment, the chemical 8. Referring now to FIG. ZO, the growth direction 12 is 
vapor deposition of a 6H film on a low-tilt-angle (0.2") indicated. In the preferred embodiment, films were 
vicinal (O001) 6H wafer will be described. produced by a suitable CVD process. Referring now to 
Referring now to FIG. 2, there is shown an atomic- 5 FIG. 26, the s i c  homoepitaxial film 13 is indicated. 
scale cross-sectional drawing of a S i c  substrate 6 pre- Conditions for CVD growth were as follows. Silane 
pared for the inventive process. The preparation proce- and propane were used as precursors for the Si and c. 
dure iS the first step of the inventive process and is as With a carrier H2 gas flow of 3 I/min at atmospheric 
follows. The wafer is sliced from a 6H boule such that pressure, the wafer temperature was increased to the 
the wafer surface 7 is misoriented relative to the basal 10 growth temperature of 1450" C. After waiting for about 
plane 8 by a tilt angle 9 Of aPProfimatelY 0.2"- The 30 seconds for approximate temperature and flow equi- 
c-axis 10 is perpendicular to the basal plane. Also, the librium to be reached, silane and propane were added to 
non-zero tilt angle produces atomic steps 11 O n  the the carrier gas to initiate S ic  growth. With silane and 
wafer surface. Although a tilt direction toward propane COnCentratiOnS of 300 and 120 ppm in the car- 
<l1O0> Or <1120> can be used* it is expected that 15 rier gas, a vertical film growth rate ofabout 4 microme- 
further work will determine which direction is the opti- ters per 
mum. The wafer is then polished on one face with hour was achieved. 
diamond paste using conventional polishing techniques. The inventive method can be applied to the fabrics- 
Either the Si face or the C face can be polished for tion of semiconductor devices of many finds. Conven- 
growth and used for the preferred embodiment. The 20 tional doping techniques for sic, such as (1) in situ 
choice is determined by the intended use of the S i c  film doping during growth, or (2) ion implantation, Can be 
applied in the fabrication of S i c  devices. Other conven- to be grown. 
reactive ion etching, metallization, etc.) can be used in subjecting the S i c  wafer to a pregrowth treatment that 
the fabrication of devices. To those skilled in the art of will remove all contamination, defects, or other surface 25 disturbances that could act as sites for the heteroge- semiconductor device fabrication, the present inventive neous nucleation of S i c  polytypes different from the 
method has many applications. Possible devices include wafer itself. Such defects can be generated in cutting 
and the wafer. An important requirement of (but are not limited to) 6H devices fabricated on low- 
this second step is that the pregrowth treatment itself 30 tilt-angle (less than '") 
neOuS nucleation are introduced or (2) lateral growth 
temperature gaseous etch in a mixture of HCI and H2 in 35 ial (MBE) system)* 
- 
The second step Of the jnventive process comprises tional S i c  device fabrication processes (e.g. oxidation, 
(OOo1) 6H wafers' 
not alter the surface in a way that (1) sites for heteroge- 
from atomic steps on the surface is prevented. In the 
preferred embodiment, the wafer is subjected to a high 
the reaction chamber shown in FIG. 1. The chamber is 
a conventional horizontal water-cooled quartz chamber 
Many modifications Of the jnventive method are POs- 
sible. For example, the inventive process could be car- 
ried out in a vertical barrel-type CVD system or in an 
ultra high vacuum system (e.g. a beam epitax- 
While the Present invention has been described by 
reference to preferred Wfh3diments and preferred pro- 
with an inside diameter of50 mm and which can be used 
for processing up to temperatures that are required for 
growth (in this case, about 1450' C.). The S ic  wafer is M 
cess parameters, it will be appreciated that modifica- 
tions may be made without from the true 
and scope Of the jnvention. 
6 
supported and heated by a Sic-coated r.f. heated graph- 
ite susceptor. A suitable combination of time, tempera- 
ture, and HCI concentration are required for this etch- 
ing step. Typical conditions for a suitable etch are 25 
minutes at 1350" C. with about 3% HCI in the Hzcarrier 
gas with a flow of about 3 I/min. The maximum concen- 
tration of HCI is limited since above an HCl concentra- 
tion of about 4% etch pits will be generated in the sur- 
face of the wafer. If an HCI concentration lower than 
about 2% is used, the resulting 6H film will have an 
undesirable hillock morphology. Lower temperatures 
(e.g. 1200" C.) will not eliminate heterogeneous nucle- 
ation sites. Higher temperatures (e.g. 1500" C.) etches 
too rapidly around the periphery of wafers and intro- 
duces many heterogeneous nucleation sites. The exact 
values of these HCl etching parameters are dependent 
on the growth system. The result of varying the param- 
eters (e.g. temperature and concentration) are given as a 
guide to the underlying principle behind this invention. 
To those skilled in the art, a combination of pregrowth 
treatments, such as oxidation, reactive ion etching, and 
the H2 /HCI treatment may also be developed to re- 
move potential sites of unwanted heterogeneous nucle- 
ation. 
The third and final step of the inventive process com- 
prises growing a S ic  film on the S ic  wafer by some 
suitable means. The inventive method teaches that a 
suitable means will produce a lateral growth of the 
w -  
That which is claimed is: 
1. A method of producing a device quality silicon 
carbide film on a silicon carbide substrate of the same 
polytype comprising: homoepitaxially depositing a film 
45 of a S i c  polytype on a specially prepared planar surface 
of a S ic  substrate, wherein the planar surface can have 
any non-zero inclination relative to a basal plane from 
less than 0.1" to about 6' and wherein the planar surface 
has been subjected to a suitable pregrowth etch that 
50 eliminates all surface features that can act as sites of 
heterogeneous nucleation of a polytype different from 
the substrate during subsequent film growth. 
2. A method according to claim 1 wherein the poly- 
type of both the substrate and the film is 6H-Sic. 
3. A method according to claim 1 wherein the suit- 
able pregrowth etch consists of heating the planar sub- 
strate in an HCI/H2 mixture to a temperature of be- 
tween 1300" C. and 1450" C. 
4. A method according to claim 1 wherein the tem- 
60 perature of the etch is between 1300" C. and 1450" C., 
the time of the etch is between 2 min and 60 min, and 
the HCl concentration is between 2% and 5%. 
5. A method according to claim 1 wherein the tem- 
perature of the etch is between 1350" C. and 1400" C.,  
65 the time of the etch is between 10 min and 30 min, and 
the HCl concentration is between 3% and 4%. 
6. A method according to claim 1 wherein the tem- 
perature of the etch is about 1350" C., the time of the 
55 
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etch is between 20 min and 30 min, and the HCl concen- 
tration is between 3% and 4%. 
7. A method according to claim 1 wherein the sub- 
strate is a wafer cut from a single-crystal S i c  boule. 
8. A method according to claim 1 wherein the planar 
surface of the substrate is prepared by polishing said 
surface. 
9. A method according to claim 1 wherein including 
the step of fabricating one or more electronic devices on 10 the HCI concentration is between 2% and 5%. 
the film. 
10. A method of producing a single-crystal Sic film 
homwpitaxially deposited on a single-crystal sic sub- 
strate, wherein the film is characterized by a smooth 
face and establish a homoepitaxial growth of sin- 
gle-crystal Sic; and 
maintaining the carrier gas, silican-containing mate- 
rial and carbon containing material flows and the 
energy levels for a time sufficient to grow a film of 
desired thickness. 
ll. A method according to claim 10 wherein the 
temperature of the etch is between 1300" C. and 1450" 
c., the time ofthe etch is between 2 min and 60 min, and 
12. A method according to claim 10 wherein the 
temperature of the etch is between 1350" c. and 1400" 
C., the time of the etch is between 10 min and 30 min, 
and the HC1 
13. A method according to claim 10 wherein the 
and a low, device-quality defect level, said method is between 
comprising: 3% and 4%. 
lapping and Polishing a s i c  substrate crystal to ex- 14. A method according to claim 10 wherein the 
pose a planar surface that is inclined in any direc- 20 growth temperature is maintained at a temperature on 
tion by any non-zero angle in the range from less 
than 0.1" to about 6" with respect to a basal plane; 15. A method according to claim wherein the carrier 
subjecting the planar surface of the substrate to a 
5 
is between 3% and 4%' 
I5 surface mo~ho logy ,  temperature ofthe etch is about 1350" C., the tirne ofthe 
etch is 25 min, and the HCl 
the order of about 1350" C. to 1700" C. 
gasisH2. 
pregrowth etch in an HCl/H2 mixture at a tempera- 16. A method according to claim 10 wherein the 
25 carrier gas is H2, the Vaporized silicon-containing mate- 
rial is a SiH4 source gas and the vaporized carbon-con- 
taining material is a C3Hg source gas. 
17. A method according to claim including the 
step of introducing dopants into the growth chamber 
18. The product produced by method of claim 1. 
ture in the range 1300" to 1450" C.; 
heating the substrate in a growth chamber; 
introducing a carrier gas, a vaporized silicon-contain- 
ing material and a vaporized carbon-containing 
material into the growth chamber while providing 30 during epitaxial growth of the single-crystal sic. 
sufficient energy to create surface diffusion of sib- 
con and carbon species at the substrate planar sur- * * * * *  
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